The current through a carbon nanotube field-effect transistor (CNFET) with cylindrical gate electrode is calculated using the nonequilibrium Greens function method in a tight-binding approximation. The obtained result is in good agreement with the experimental data. The space radiation and nuclear radiation are known to cause defects in solids. The theoretical approach is used to calculate the amplitude of the random-telegraph-signal (RTS) noise due to a single defect in the gate oxide of a long channel p-type CNFET. We investigate how the amplitude of the RTS noise is affected by the composite structure of gate insulators, which contains an inner insulator with a large dielectric constant (ǫ > 3.9) and an outer insulator with a dielectric constant of 3.9 (as for SiO 2 ). It is found that the RTS amplitude increases apparently with the decreasing thickness of the inner gate insulator. If the inner insulator is too thin, even though its dielectric constant is as large as 80, the amplitude of the RTS noise caused by the charge of Q = +1e may amount to around 80% in the turn-on region. Due to strong effects of defects in CNFETs, CNFETs have a potential to be used for detecting the space radiation or nuclear radiation.
I. INTRODUCTION
Carbon nanotubes (CNTs) have exceptional strength and stability, and they can exhibit either metallic or semiconducting properties depending on the rolling direction (chirality) and diameter [1] . Due to these structural and electronic properties, many studies have expected the applications of CNTs in future nanoelectronic devices [2] [3] [4] . Attention has focused especially on field-effect transistors (FETs). With the continuous improvement of scaling and contacts, high performances of carbon nanotube field-effect transistors (CNFETs) have been reported [3] [4] [5] [6] [7] .
CNFET has a significant potential to replace conventional silicon-based circuitry due to its smaller size, better electrostatics, and higher mobility. And nanoelectronic devices will promisingly be used in future space technology and weapons technology. The space radiation and nuclear radiation are known to cause defects in solids [8] [9] [10] [11] [12] [13] . And the fabrication process of CNFETs introduces also defects in the oxide or at the nanotube-oxide interface [14] . A defect in gate oxide may trap a current carrier on a carbon nanotube and then detrap it. A charge state of the defect may keep for some time and then change into another charge state due to the random trapping or detrapping. Such random charge-state switching will cause a random current switching between two (or more) levels, i.e., random telegraph signals (RTSs) [15] [16] [17] [18] .
RTSs due to individual defects in CNFETs have been observed in experiments [14, 15, [19] [20] [21] , and giant RTS values of 60% or more have recently been detected [20] . Some experiments [14] measured RTSs even at low drain bias of 50 mV due to defects at the nanotube-oxide interface or in the oxide. Theoretical studies have also indicated that a single defect in the gate dielectric of a CNFET may cause a substantial current change in CNFETs [22] [23] [24] . When there are many defects with different time constants, the superposition of RTS leads to a low frequency 1/f noise [25] [26] [27] [28] [29] . Therefore, CNFETs need not only to be provided with the resistance to radiations but also to be designed with low noise. Clearly, studying the effect of individual defects is important for understanding the microscopic aspect of 1/f noise in CNFETs as well as for designing a CNFET with low noise.
SiO 2 is a commonly used gate dielectric for the conventional metal-oxide-semiconductor field-effect transistors (MOSFETs) and CNFETs. To improve continuously the performances of the FETs, the thickness limit of SiO 2 will soon be reached and a new dielectric material with a high dielectric constant is needed to replace SiO 2 . The FET gate stack scaling with various materials of high dielectric constant have widely been studied [30, 31] . Usually, the band gap decreases as the dielectric constant increases. Simply employing thinner HfO 2 (ǫ ≈ 16) or other materials with high dielectric constant is not a solution because the thinner HfO 2 or other materials of high dielectric constant will cause unacceptably high levels of gate leakage current [21] .
TiO 2 has a large dielectric constant that ranges from 40 to 86 [32] [33] [34] and its band gap is between 3.0 ∼ 3.5 eV [34, 35] , depending on the crystalline structure. A considerable gate leakage current occurs if TiO 2 -only gate dielectric is used due to small band gap and thermionic emission. SiO 2 has a band gap of 9 eV, which is much larger than the band gap of TiO 2 . It has been known that composite gate oxides with TiO 2 and SiO 2 can reduce effectively the gate leakage current within a range of appropriate gate voltages [36, 37] . Recently, composite gate dielectrics have been studied to reduce gate leakage current [36, [38] [39] [40] .
As pointed out in Ref. [24] , using a sigle gate oxide with large dielectric constant or small thickness can reduce the RTS noise amplitude. However, for a compiste structure of gate insulators how the RTS noise amplitude depends on dielectric constants and thicknesses of inner and outer insulators is unknown up to now. In this work, we will investigate systematically how the composite gate dielectrics affect the amplitude of the RTS noise. This paper is organized as follows. In section II we show the device setup for simulations and give a brief overview of our methodology. In section III we present our calculation results for the dependence of the RTS noise amplitude on the nanotube radius and parameters of composite gate dielectrics, and discuss also how to reduce the amplitude of the noise caused by a charge in composite gate dielectrics. Finally, conclusions will be given in section IV.
II. METHODOLOGY
The insets of Fig.1 show the cylindrical geometry of a CNFET considered for calculations, which is similar to the device used in Refs. [22, 24, 41] . In the present work, we consider a zigzag (n,0) semi-conducting carbon nanotube, where the index n will be defined in the calculation. Source and drain leads are separated from the CNT in the radial direction by a van der Waals distance of 0.3 nm. The CNT is surrounded by a dielectric oxide, whose dielectric constant and thickness will be defined according to the request of calculations. The CNT is divided into three regions: semi-infinite source and drain regions having uniform potentials, and a self-consistent scattering region. The scattering lengths of the CNT inside the source and drain leads are both defined as 24 nm. The channel length between the source and drain leads is 200 nm unless otherwise specified. The thickness of the gate oxide will be defined below. The work function of the metal source and drain leads is chosen to be 1 eV larger than the work function of the CNT, which is measured from midgap. This gives an ohmic p-type contact, as obtained in recent experiments [4, 42] . The temperature is fixed at 290K.
At an appropriate gate voltage, if a drain bias is applied a source-drain current will occur.
The drain voltage is related to the Fermi levels of the source and drain leads by the expression
The electron (or hole) transport properties can be calculated using the non-equilibrium Greens function method. The retarded Greens function of the scattering region plays an important role in the theory. It can be expressed as [43] (E + i0
where I is the identity matrix, H is the Hamiltonian for the scattering region of the CNT, and Σ r S,D denote retarded self-energies of the source and drain leads, respectively. We describe the Hamiltonian of a CNT using a tight-binding approximation with one π orbital per carbon atom [22, 24, 41, 44] . The nonequilibrium Greens function can easily be calculated using a mode-based method in Ref. [44] .
The charge distribution in the scattering region can be evaluated using the density matrix [45, 46] . Then, the discrete charges on the CNT are broadened by a Gaussian along the nanotube direction and in the radial direction with σ = 0.07 nm, which is about half the C-C bond length [22] . The charge of the defect is approximately treated as a point charge, smeared by a Gaussian along the nanotube axis and in the radial direction with σ = 0.05 nm [22] , and is placed midway between the source and drain leads. Scattering from the Coulomb potential of the charged defect is treated neglecting band mixing.
The potential along a CNT can be obtained from the solution of the Poisson equation at a finite drain voltage [45] . It is found from Eq.(1) that the Greens function G r (E) will be changed due to the potential, which is included in the Hamiltonian H of the CNT.
Therefore, the Greens function of the scattering region G r (E), the charge on the CNT, and the potential along the CNT must be determined self-consistently.
If the Greens function G r (E) is obtained from self-consistent calculations, one can calculate the current through the system using the well-known Landauer-Büttiker formula [43, 47, 48 ]
where the factor of 2 is due to the degeneracy of spin and n F is the Fermi function. The transmission between the source and drain leads in Eq. (2) can be determined using the following expression [43, 48, 49] T
where Γ S,D is defined by the formula of Γ S,
. For a p-type CNFET, the hole emission and capture by a defect in the gate oxide will cause randomly the current switchings between I 0 and I Q , i.e. RTSs. The amplitude of such RTS noise is defined as the relative current change due to the charge of the defect [24] 
where I Q and I 0 are the current with and without the charge.
III. NUMERICAL RESULTS
In this section, we investigate in detail how the amplitude of the RTS noise due to a single defect depends on the nanotube radius and how the RTS noise amplitude relys on the parameters of composite gate dielectrics, such as, thicknesses and dielectric constants of the inner insulator and the outer insulator. The nanotube-direction position of the charge is fixed in the middle of the channel.
To demonstrate the validity of our model, we calculate the current through a CNFET of sylindrical geometry with a zigzag (14,0) carbon nanotube and a 10 nm-thick HfO 2 dielectric.
The channel length in the calculation is defined as 40 nm. The obtained result for Fig.1 . A recent experiment [7] measured the current at
a CNFET with a cylindrical geometry of gate electrode. In the experiment, the carbon nanotube was 1 nm in diameter and 40 nm in length, and the gate oxide was 10 nmthick HfO 2 . The experimental result is also displayed in Fig.1 for comparison. Clearly, our calculation results are in quite good agreement with experimental data [7] . The good agreement between theoretical results and experimental data justifies our model.
We consider a commonly used insulator of SiO 2 (ǫ = From the above calculations of current through idea CNFETs (i.e., without any charged defect) for different carbon nanotube radii, one can see that a smaller semi-conducting nanotube gives a larger value of on-off current ratio I on /I of f . However, the RTS noise amplitude for a smaller semi-conducting nanotube is larger, which suggests one to make an intermediate choice between different nanotube radii. In the following, we use a zigzag (17,0) carbon nanotube, which has a radius of 0.67 nm, to study the RTS noise in FETs.
B. Role of composite gate insulators
The amplitude of the RTS noise is known to decrease with the gate dielectric thickness.
However, if the gate dielectric is too thin the gate leakage current will occur because of direct tunneling between the bands of the semi-conducting nanotube and the Fermi level of the gate electrode. Composite gate insulators may be used to prevent or reduce the gate leakage current [36, 37] . The question then arises: how does the amplitude of the RTS noise due to a charged defect depend on the parameters of the composite gate insulators? To answer this question, we will investigate the current reduction due to a charged defect in a composite gate insulators as shown in Fig.4 . For convenience, we denote the thickness and dielectric constant of the inner insulator as t 1 and ǫ 1 , respectively. The outer insulator is supposed as SiO 2 , whose thickness and dielectric constant are denoted by t 2 and ǫ 2 (ǫ 2 = 3.9), respectively.
As an example, we use 1 nm-thick HfO 2 for the inner insulator (i.e., ǫ 1 = 16, t 1 = 1 nm) and 2 nm-thick SiO 2 for the outer insulator (i.e., ǫ 2 = 3.9, t 2 = 2 nm) in the composite structure. We calculate the current through the device without any charged defect (Q = 0) and the current for a charge of Q = +1e located at the nanotube-insulator interface. in the on-state. We enlarge the thickness of the inner gate insulator HfO 2 to 13 nm (i.e., To understand why the relative current reduction due to a charge in composite gate dielectrics increases with the decreasing total thickness of composite gate dielectrics, in Fig.7 we show the potential along the nanotube for Q = 0 and for Q = +1e located at the nanotube-insulator interface of a CNFET with the composite gate insulators. Clearly, as the inner insulator thickness t 1 increases from 1 nm to 13 nm, the potential barrier for hole transport due to Q = +1e decreases. The screening of the impurity charge contains the screening by the composite gate insulators and the screening by the gate electrode. From the top panel of Fig.7 , it is found that the total screening effect of the impurity charge in the composite gate insulators decreases if the full thickness of the composite gate dielectrics becomes smaller and the thickness of the outer insulator maintains unchanged. The screening of the impurity charge by the gate electrode increases with the decreasing thickness of the composite gate dielectrics because the screening by the gate electrode becomes stronger when the gate electrode is closer to the impurity charge [24] . The screening by the composite gate dielectrics is dependent on the effective dielectric constant of the composite gate dielectrics.
In order to know the screening of the impurity charge by the composite gate dielectrics, we discuss the effective dielectric constant of the composite insulators. We consider the device in Fig.4 as a cylindrical capacitor, which contains a solid cylindrical conductor of radius R 0 ≈ R CN T + 0.3 ≈ 1 nm, surrounded by a coaxial cylindrical conductive shell of inner radius R 2 = R g . The length of both cylinders is the channel length L c and we take this length to be much larger than R 2 − R 0 . If there is no gate dielectric, the capacitance of the device is expressed as C 0 . And then, we suppose the two insulators with dielectric constants of ǫ 1 and ǫ 2 (ǫ 1 > ǫ 2 ) exist between the two cylindrical conductors and the radius of the interface between the two insulators is defined as R 1 . In this case, the corresponding capacitance is written as C x . The effective dielectric constant of the composite insulators may be defined asǭ = C x /C 0 . If the length of both conductors in the capacitor is much larger than the distance between the two conductors, i.e., L c >> R 2 − R 0 , the effective dielectric constant may be estimated as
where ǫ 1 and ǫ 2 are the dielectric constants of the inner and outer insulators, respectively, and t 1 and t 2 are the thicknesses of the inner and outer insulators, respectively, i.e., Since the screening of the impurity charge in the composite insulators is sophisticatedly dependent on the thickness of the inner insulator t 1 and the thickness of the outer insulator t 2 , we investigate how the relative current reduction depends on the thickness of the inner insulator t 1 within a wide range of t 1 when the thickness of the outer insulator is fixed. We consider different thicknesses of the inner insulator from t 1 = 1 nm to t 1 = 24 nm and define Fixing the thickness of the outer insulator as t 2 = 1 nm, we calculate the relative current reduction for different thicknesses of the inner insulator t 1 and show the results of the relative current reduction at V g = −0.1 V as a function of the inner insulator thickness t 1 in the middle panel of Fig.8 . To compare the results for the outer insulator thicknesses of t 2 = 1 nm and t 2 = 2 nm, in the bottom panel of Fig.8 we show the results of the relative current reduction as a function of the ratio t 1 /t 2 . It is found that for t 2 = 1 nm and t 2 = 2 nm, the dependences of the relative current reduction on the ratio t 1 /t 2 are almost the same.
For comparison sake, we consider a composite structure of a inner insulator with ǫ 1 = 80
and an outer insulator with ǫ 2 = 3.9 (as for SiO 2 ), calculate the relative current reduction at 
IV. CONCLUSIONS
In this work, we calculate current through a ballistic p-type carbon nanotube transistor, using the nonequilibrium Green function method in a tight-binding approximation. The obtained current for an idea CNFET (i.e., without any charged defect) is in good agreement with experimental result [7] . From the calculated current through a CNFET with and without charged defect in the device, we evaluate the amplitude of the random-telegraph-signal noise due to the defect. We have investigated the dependence of the RTS noise amplitude due to a single postive charge on the nanotube radius. It is found that the RTS noise amplitude increases with the decreasing nanotube radius.
We consider as gate dielectrics a composite structure of an inner insulator with a large dielectric constant and an outer insulator with a dielectric constant of 3.9 (as for SiO 2 ) as shown in Fig4. We have studied the relative current reduction due to a charged impurity in the composite gate insulators. The screening of the impurity charge includes the screening of the impurity charge by the gate electrode and the screening of the impurity charge by the composite gate insulators. The screening effect of the impurity charge by the gate electrode increases with the decreasing full thickness of the composite gate insulators. On the contrary, the screening of the impurity charge by the composite gate insulators diminishes if the full thickness of the composite gate insulators gets smaller and the thickness of the outer insulator remains the same. This is because when the thickness of the outer insulator is fixed the effective constant constant of the composite gate insulators diminishes with the decreasing thickness of the inner insulator. Since the former screening effect varies with the full thickness of the composite gate insulators slower than the latter screening effect, the summing-up screening effects of the impurity charge weakens with the decreasing full thickness of the composite gate dielectrics if the thickness of the outer dielectric remains unaltered.
The relative current reduction due to the impurity charge in a p-type CNFET increases with the decreasing ratio of the inner-insulator thickness to the outer-insulator thickness.
If the inner insulator is very thin, even though its dielectric constant is as large as 80, the amplitude of the RTS noise caused by the charge of Q = +1e may amount to around 80% in the turn-on region. If the thickness of the inner gate insulator is much larger than the thickness of the outer gate insulator, the RTS noise caused by the charge of Q = +1e in the composite gate insulators of a p-type CNFET may be reduced greatly. If we use a combination of the inner insulator with a dielectric constant of 80 and the outer insulator with a dielectric constant of 3.9 (as for SiO 2 ) and the inner insulator is much thicker than the outer insultor, the RTS noise amplitude due to a charge of Q = +1e may be reduced to no more than 30% in the turn-on region and 0.1% in the on-state.
Since a single defect in the gate oxide of a CNFET may cause a large amplitude of RTS noise, it is important to establish the effective methods to resist radiations; on the other hand, CNFETs may also be used for detecting radiations. , as a function of the ratio of the inner insulator thickness t 1 to the outer insulator thickness t 2 .
All the results are obtained for a drain voltage of -50 mV and a zigzag (17,0) CNT.
